

10/024661
12/13/01



N

U.S. UTILITY Patent Application

P

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10024661	12/13/2001	326	2819		Isaile

**APPLICANTS: El-Ayat Khaled;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A CON OF 09/733,508 12/18/2000
WHICH IS A DIV OF 09/224,929 12/31/1998 PAT 6,242,943

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input checked="" type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed	<input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
35 USC 119 conditions met	<input type="checkbox"/> yes <input type="checkbox"/> no	ACT-320 COA
Verified and Acknowledged Examiners's initials		
TITLE : Programmable multi-standard I/O architecture for FPGAs		

U.S. DEPT. OF COMM./PAT & TM-PTO-425L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
ISSUE FEE		Sheets Drwg.	Figs. Drwg.
Amount Due	Date Paid	Print Fig.	
Primary Examiner		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)